

This Page Is Inserted by IFW Operations  
and is not a part of the Official Record

## **BEST AVAILABLE IMAGES**

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images may include (but are not limited to):

- BLACK BORDERS
- TEXT CUT OFF AT TOP, BOTTOM OR SIDES
- FADED TEXT
- ILLEGIBLE TEXT
- SKEWED/SLANTED IMAGES
- COLORED PHOTOS
- BLACK OR VERY BLACK AND WHITE DARK PHOTOS
- GRAY SCALE DOCUMENTS

IMAGES ARE BEST AVAILABLE COPY.

**As rescanning documents *will not* correct images,  
please do not report the images to the  
Image Problems Mailbox.**

MR2723-166

REMARKS

This case has been carefully reviewed and analyzed in view of the Official Action dated 14 February 2002. Responsive to the rejections made in the Official Action, Claims 1-8 have been canceled by this Amendment and new Claims 9-19 have been inserted for further prosecution in this case.

In the Official Action, the Examiner objected to the entire disclosure as being replete with errors in form, grammar, spelling, and punctuation. Accordingly, the following changes to the disclosure are submitted herewith:

1. A supplemental copy of the original Application papers are enclosed herewith as per the Examiner's request. The supplemental Application papers are as originally filed, except that the lines of text are double-spaced, the text is printed on good quality paper, non-printable characters have been removed and non-English characters have been removed. The substantive content of the new Application papers is exactly that of the original Application, as filed.

2. The Title of the Invention, as originally filed, has been replaced with a brief but technically accurate and descriptive Title, "DIGITAL FM DEMODULATOR WITH REDUCED QUANTIZATION NOISE".

3. The Abstract, as originally filed, has been deleted in its entirety and

MR2723-166

replaced by a Substitute Abstract to correct the numerous errors contained therein. It is believed that the Substitute Abstract now possesses proper form.

4. The Specification has been amended by replacement of the original Specification, as filed, with the Substitute Specification, which was the most efficient means to correct the numerous idiomatic, grammatical, and translational errors found therein. It is believed that the subject matter disclosed by the Substitute Specification was previously disclosed in the Specification and Claims, as filed, and the accompanying Drawing Figures. No new matter has been added by these changes. Additionally, a marked-up copy of the Supplemental Specification described above is attached to this Amendment in compliance with MPEP § 608.01(q). The Substitute Specification includes the same changes as are indicated in the marked-up copy of the Supplemental Specification.

In the Official Action, the Examiner rejected Claims 1, 2, and 4-8 under 35 U.S.C. § 112, second paragraph, as being indefinite for failing to particularly point out and distinctly claim the subject matter which Applicant regards as the invention. The Examiner found the Claims to be generally narrative and indefinite and containing numerous grammatical and idiomatic errors. As previously indicated, the original Claims, as filed, have been canceled by this Amendment and new Claims 9-19 have been

MR2723-166

inserted for further prosecution in this case. It is believed that the new Claims clearly and unambiguously define the metes and bounds of the instant invention, for which Patent protection is being sought.

The Examiner rejected Claims 1-8 under 35 U.S.C. § 102(b) as being anticipated by Hunsinger, et al. (U.S. Patent #5,465,396; hereinafter Hunsinger). The Examiner found that the reference discloses the method of operation of the invention of the subject Patent Application, as originally claimed.

Before discussing the prior art reference relied upon by the Examiner, it is believed beneficial to first briefly review the structure of the invention of the subject Patent Application. The invention of the subject Patent Application is a digital FM demodulator used in radio communication systems such as pagers, cellular phones, Global Positioning Satellite (GPS) systems, and Digital Enhanced Cordless Telecommunication (DECT) systems. The system utilizes a phase compensating feedback loop similar to that found in phase locked loops (PLL). The system also has elements and structure in common with Delta-Sigma analog-to-digital (A/D) converters to reduce quantization errors in producing the digital output sequence from a continuously-variable phase-proportional voltage level. The elimination of quantization error is especially imperative in the demodulation or decoding of digital signals in that the quantized error does not effect the output signal's

MR2723-166

amplitude but rather places erroneous bit patterns into the digital time sequence. That is to say, though a slight quantization error can cause a received bit to be in a logical "1" state when that bit was originally transmitted in a logical "0" state.

A modulated signal  $A_i$  containing digitally encoded information on an intermediate frequency (IF) signal is presented to the input of a segmented reference delay line which includes a course delay line for introducing a fixed delay into the input signal, and a fine delay line which is used to introduce a variable delay in discrete levels to the input signal. The fine delay line has coupled thereto a series of output taps, each of which are connected at the output of each of a series of discrete delay elements. The signal at each of the output taps is a delayed copy of the input signal, the delay time of each being the sum of the delay time of the course delay line and the sum of the delay times of the fine delay element through which the output signal has passed up to the subject output tap.

The output taps of the fine delay line are coupled to respective inputs of an M-to-1 multiplexer. The multiplexer selectively couples one of the input terminals thereof to the output terminal thereof such that the signal at the output of the multiplexer is a selected one of the delayed copies of the input signal taken from the fine delay line.

The delayed signal  $A_{id}$  and input signal  $A_i$  are coupled to the input of a phase detector.

MR2723-166

The phase detector produces an output pulse at its output port proportional in width to the phase difference between  $A_i$  and  $A_{id}$ . The output pulses of the phase detector are signed; they convey, by being either positive or negative, whether the signal  $A_{id}$  leads or lags the signal  $A_i$ .

The output port of the phase detector is coupled to a charge pump circuit, or charge integrator. The charge integrator produces a signal at its output proportional to an amount of stored charge accumulated therein. The storage of charge is controlled through the output pulses, received over time, from the phase detector. When the output pulse of the phase detector is positive, i.e.,  $A_{id}$  leads  $A_i$ , charge is added to the charge accumulator and when the output pulse of the phase detector is negative, i.e.,  $A_i$  leads  $A_{id}$ , charge is removed from the charge integrator. The output of the charge pump,  $V_f$ , increases and decreases according to the relative phase between  $A_i$  and  $A_{id}$ .

The output of the charge pump circuit is coupled to the input of a quantizer for producing the final digital output signal at the quantizer output terminal. Typically, the quantizer is an A/D converter. In the Delta-Sigma A/D converter configuration, as utilized in the subject digital FM demodulator, the quantizer is a 1-bit A/D converter or a voltage comparator. The quantizer converts  $V_f$  into a digital output sequence,  $y$ , by forcing a change in state of the output signal when  $V_f$  crosses a reference voltage level.

MR 2723 15

A feedback mechanism is implemented through a digital integrator which takes at its input a digital output sequence  $y$  and produces at its output a binary delay selection word. The digital integrator may be a digital up/down counter which counts up when the state of the input signal  $y$  is a logical "1", and counts down when the output signal  $y$  is a logical "0". The delay selection word at the output of the digital integrator is presented to the select input port of the multiplexer to select one of the delayed input signals to present to the phase detector circuit at the next cycle or sampling period.

One advantage of the subject digital FM demodulator is that it requires no external clock or timing reference. The components of the demodulator are synchronized through the modulated signal  $A_i$ . The output pulses of the phase detector are defined by the rising edge of  $A_i$  and the rising edge of  $A_{id}$ . The charge in the charge integrator is output before the falling edge of  $A_i$ . The falling edge of  $A_i$  is optionally used to trigger a quantizer and counter. This timing and its relationship to the frequency of the demodulated signal of the system realizes an inherent low pass digital filter in the demodulator system. It is the inherent low pass filter that reduces the quantization noise introduced by the quantizing process when producing the digital output sequence.

As stated hereinabove, the Examiner rejected Claims 1-8 under 35 U.S.C. § 102(b) as anticipated by Hunsinger. Although the invention of Hunsinger is shown as

MR. [REDACTED]

having several elements in common with the subject digital FM modulator, important differences exist due to the nature of the output signal produced by each system.

Hunsinger does not seek to extract a digital sequence and does not, therefore, recognize the problems associated therewith. Hunsinger's invention produces at its output an analog signal, i.e., one having a continuously variable amplitude which, if quantization errors are to occur therein, only a minute deviation from an optimal amplitude would occur. In systems relying on analog signals for the conveyance of information, such errors in the reconstructed amplitude of a signal are unlikely to produce a catastrophic degradation in the information being transmitted. In the production of digital sequences, quantization errors result in incorrect data being inserted into the data stream, i.e., errors occur along the time axis. Errors of this type can render the information being conveyed undecipherable. Thus, the system of the present invention is designed to greatly reduce the occurrence of such errors.

As Hunsinger does not teach a digital demodulator, the reference does not show or suggest the use of a "quantizer configured to produce a digital output signal at an output terminal thereof" as implemented by the present invention, as now claimed. Furthermore, Hunsinger does not show or suggest the feedback structure of the present invention, i.e., "a digital integrator coupled to said digital output signal, wherein said digital integrator is



MR2723-166

coupled to [a] multiplexer for selectively applying a delay". Only through the quantizer of the present invention is a digital output sequence produced and only through the feedback of the digital output sequence to select the appropriate delayed input signal for the next cycle is the inherent digital filter realized to reduce the quantization error of the quantizer. Hunsinger shows a process for controlling the digital delay through the phase detection process, not through feedback from the output signal. Whereas the feedback structure of the instant invention operates to minimize the phase difference detected by the phase detector, much like a PLL, Hunsinger's open-loop design does not.

Hunsinger's objective is in providing the ability to cancel or filter out an undesired signal through a tracking delay element notch filter, which is adjusted continuously in response to the instantaneous frequency of a dominating interference signal (Column 6, Lines 26-53).


As previously stated, Hunsinger fails to disclose a "quantizer configured to produce a digital output signal at an output terminal thereof", nor "a digital integrator coupled to said digital output signal, wherein said digital integrator is coupled to [a] multiplexer for selectively applying a delay". Therefore, it is respectfully submitted that Hunsinger does not anticipate the invention of the subject Patent Application, as now claimed. Moreover, as Hunsinger does not show or suggest the combined elements for

MR2723-166

the purposes and objectives of producing a digital output sequence in the manner set forth in the subject Patent Application and as discussed hereinabove, it is submitted, respectfully, that the subject digital FM demodulator is not made obvious by the Hunsinger reference, either.

It is now believed that the subject Patent Application has been placed in condition for allowance, and such action is respectfully requested.

Respectfully submitted,




Morton J. Rosenberg  
Registration #26,049

Rosenberg, Klein & Lee  
3458 Ellicott Center Drive-Suite 101  
Ellicott City, MD 21043  
(410) 465-6678

CERTIFICATE OF FACSIMILE TRANSMISSION

I hereby certify that this paper is being facsimile transmitted to Art Unit #2631 in the U.S. Patent and Trademark Office on the date shown below.



Date: 7/15/02

MAR

## UP SUBSTITUTE ABSTRACT

## ABSTRACT OF THE DISCLOSURE

The invention relates to a new method of digital FM demodulator that <sup>A</sup>  
 incorporates the timing reference and the concept of delta-sigma  
 conversion to implement the function of time-to-digital  
 converter. The FM demodulator is constructed from a a  
 comprising delay lines, multiplexer, phase  
 pump circuit, a quantizer and digital integrator. The modulated  
 carrier frequency segment passes through delay lines around  
 the input modulation signal and the comparison  
 and compare with original input modulation signal and the comparison  
 is converted into voltage and stored in a capacitor by way of charge  
 having and quantized  
 quantized voltage has been accumulated, then re-select a  
 acquired the. Meanwhile,  
 put signal to compare its phase with input signal. This system  
 difference between input signal and delayed signal  
 is a feedback system. This quantized digital signal again pass  
 select a delay for the delayed signal for the  
 pass filter to filter out high frequency quantized noise to get the  
 2. The phase difference is continuously evaluated  
 modulation signal.  
 to produce zero phase difference, much like  
 combines the function of demodulation and analog-to-digital  
 locked loop. In this manner, the digital  
 signal is collected at the system output.

# WORKED-UP SUBSTITUTE SPECIFICATION

A New Method Of Digital FM Demodulator

FM DEMODULATOR WITH REDUCED QUANTIZATION NOISE

## BACKGROUND OF THE INVENTION

### 1. Field of the Invention

The invention relates to a new method of digital frequency modulation and more particularly, to a digital frequency modulator that extracts a digital time sequence from an intermediate carrier while reducing quantization error and eliminating the need of a reference clock.

### 2. Description of the Prior Art

Frequency modulation (FM) is one of important and common methods of information conveyance in communication systems. The receiver end contains the FM demodulation circuit which often uses analog design circuit and the analog-style FM demodulation circuit including detector circuit and PLL circuit. If the detector is brought into integrated circuit, then it needs a larger chip area. If the PLL is implemented into integrated circuit, then an external PLL is necessary outside this chip. The demodulated signal requires the digital signal processing after the PLL. When the above two circuits described above require an analog-to-digital converter to convert the modulated analog signal into digital signal. Meanwhile, this is easily interfered by noise signal. To reduce noise, the digital FM demodulator will first convert the modulated intermediate-frequency (IF) signal into a baseband signal. The necessary circuitry to implement an FM demodulator is integrated on an integrated circuit chip.

integral by way of <sup>an</sup> analog-to-digital converter, <sup>thereafter a</sup> then using digital signal  
 processor to demodulate <sup>the</sup> this modulation signal. The analog-to-digital converter  
 processor used in <sup>the conventional</sup> digital FM demodulator must <sup>operate at high</sup> have fast  
 speed to demodulate the modulation signal in real time. <sup>The system</sup> it also ~~also~~ could use a  
 reference clock with <sup>a</sup> multiple-fold frequency of modulation signal for sampling  
 the modulation signal to detect its phase change <sup>and</sup> then demodulate <sup>the signal</sup>, but  
 such <sup>as</sup> need a high frequency reference clock.  
 Conventional methods of digital RF communication ~~system~~ always need  
 to convert the analog signal into digital signal in the receiver end with the  
 increasing <sup>a</sup> the circuit complexity. Thus, <sup>a</sup> the demodulation circuit  
 of a <sup>a carefully chosen</sup> detector circuit or PLL with analog-to-digital circuit <sup>to reduce quantization error</sup> could ~~simple~~  
 accurate demodulation while simplifying circuit design.  
 It also will be one of major objectives today.

### SUMMARY OF THE INVENTION

Herein a primary objective of the present invention to provide a new  
 digital FM demodulator <sup>to</sup> will be applicable in radio communication  
<sup>has</sup> as <sup>users</sup> is, the modulation-demodulation section in receiver end also  
 applicable in <sup>Global Positioning Satellite (GPS) system, and (DECT) systems</sup> <sup>Digital Enhanced Cordless Telecommunication</sup>

Another objective of the present invention is to provide a digital FM  
<sup>with</sup> ~~with two~~ function of modulation-demodulation and <sup>an</sup> analog-to-digital

input intermediate-frequency signal <sup>passes</sup> through <sup>the inventive</sup> ~~this invention~~ <sup>a</sup> ~~generating~~ <sup>quantization noise</sup> ~~to generate~~ a digital signal including high-frequency ~~quantized~~ <sup>the</sup> way of a low-pass filter to filter out above ~~quantized noise signal~~ <sup>is filtered</sup> ~~channel~~ <sup>band</sup> signal.

Just like of the present invention is to provide a digital FM <sup>adapts a</sup> ~~high~~ <sup>conversion</sup> ~~accept~~ the PLL structure and utilize the concept of delta- <sup>does not require</sup> ~~digital converter~~ which ~~without connect~~ external components <sup>non</sup> reference clock <sup>so that easy for integration</sup>.

It <sup>provides</sup> ~~over~~ <sup>similar</sup> ~~systems~~ in the prior art by using <sup>with</sup> ~~advantages~~ <sup>that not only use</sup> delay lines as the timing <sup>also</sup> ~~adopt~~ the concept of delta-sigma analog-to-digital <sup>conversion</sup> ~~converter~~ <sup>of demodulation</sup> ~~time-to-digital conversion~~ for digital FM ~~demodulator~~. This digital <sup>includes</sup> ~~including~~ delay lines, <sup>an</sup> ~~m-to-1~~ <sup>a</sup> ~~multiplexer~~, <sup>phase</sup> ~~phase~~ <sup>a</sup> ~~pump circuit~~, <sup>quantizer</sup> ~~and~~ <sup>digital integrator</sup>. The modulation <sup>intermediate frequency</sup> ~~segment~~ <sup>carrier</sup> ~~pass~~ through the delay lines, <sup>each having a</sup> ~~with the~~ <sup>the phase of the</sup> ~~is~~ <sup>is</sup> ~~phase~~ <sup>with the</sup> ~~round one cycle time~~, and this <sup>comparison produces a</sup> ~~delayed signal~~ <sup>which is applied to the</sup> ~~compare~~ <sup>signal</sup> ~~is~~ <sup>is compared</sup> ~~pulse~~ <sup>will go through</sup> ~~charge pump circuit~~ <sup>where</sup> ~~the charge is~~ <sup>a</sup> ~~change is~~ <sup>change is</sup> ~~into a level which~~ <sup>is</sup> ~~stored in capacitor~~. This <sup>quantized</sup> ~~voltage~~ <sup>is</sup> ~~by the digital integrator~~, then <sup>a new of</sup> ~~sample~~ <sup>another</sup> ~~output signal of the~~ <sup>and compare</sup> ~~phase~~ <sup>with</sup> ~~input signal~~. This system is similar to <sup>PLL</sup> ~~, i.e.,~~ <sup>the</sup> ~~system~~. The quantized digital signal will feed through <sup>low-pass</sup> ~~filter~~.

def

f:

t:

*the sampling rate of the system*

ut high frequency noise and get the original modulation signal, i.e.,

*the output*  
on signal is ~~a~~ digital signal.

## BRIEF DESCRIPTION OF THE DRAWINGS

w:  
/3

2

disclose an illustrative embodiment of the present invention,  
to exemplify the various advantages and objects *thereof* ~~hereof~~, and are

F

F

*the*  
circuit block diagram of digital FM demodulator according to the  
ntion.

F

i

*the*  
circuit waveform of digital FM demodulator according to the present

F

i

*the*  
system structure of digital FM demodulator according to the present

## DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENT

which illustrates the  
 refer to Fig. 1 that relates to the circuit block diagram of digital FM  
 modulator. The modulation signal,  $A_i(t)$ , is fed into reference delay lines 11,  
 reference delay lines 11 including coarse delay line 111 and fine delay line  
 112. Delay time of delay lines 111 and 112 are controlled separately by  
 control circuits. The fine delay lines 112 have multiple output signals  
 $A_{i1}(t), A_{i2}(t), \dots, A_{ij}(t)$  which could be expressed as follow:

$T_c(t) - T_d(t)$  the  
 total delay time of coarse delay lines, and  
 delay time of fine delay lines.

phase detector compares the phase difference between  $A_{id}$  and  $A_i$ , then  
 up/down signal. The m-to-1 multiplexer will select one of output  
 $A_{i1}(t), A_{i2}(t), \dots, A_{ij}(t)$  from fine delay lines 112 and name it as  $A_{id}$   
 the rising edge of  $A_{id}$  signal lead the  $A_i$  signal, up signal will generate  
 a pulse and its pulse width is equivalent to the time difference  
 between rising edges of  $A_i$  and  $A_{id}$ , but down signal will not be generated  
 because the rising edge of  $A_{id}$  is impressed on the by phase detector, the  
 total delay time of  $A_i$  signal passes through delay lines is  
 the pulse width will equal to " $T - T_c - d \cdot T$ " where  $d$  is the number of fine  
 delay lines and  
 if the rising edge of  $A_{id}$  signal lag the  $A_i$  signal, a  
 down signal will generate a pulse having equal to  
 the time difference between rising edges of  $A_i$  and  $A_{id}$ , and the pulse width will equal to " $T_c + d \cdot T - T$ ".



The block

1

2

to

3

4

5

6

7

8

9

digital input

but while its value is considered  
positive when Aid lead the Ai signal, on the contrary, its value is considered  
negative when Ai lead the Aid signal. Both effective pulse of up and down signal are applied

a pump circuit 14 for charging and discharging to a capacitor, Cc,  
to a voltage difference, Vf, and its voltage level is proportional  
to the phase difference of Aid and Ai signal.

applied modulated signal will generate a Vf which is accumulated  
in Cc, and this stored voltage will be quantized to generate a bit  
signal y(k), which is the output digital sequence of total system.

is an analog-to-digital converter which may be one-bit or  
multi-bit converter. In the preferred embodiment,  
it is a one-bit voltage comparator.

for 16 accumulate output digital signal y(k), actually, it is simply  
taking the output of as its input  
to quantizer 15 is one bit analog-digital converter. The

signal will select one output Aid signal from the fine delay lines  
12. Thus  
lexer 12 compare its phase with Ai signal. Consequently, the  
aid signal is controlled by output signal y(k), it will delay one more  
unit. Conversely, if the delay of Aid decrease one unit delay if  
the output signal y(k) is fed back  
to the system, which is similar to PLL structure.

delay time and make the next rising edge of Ai signal arrive at  
simultaneously with the  
rising edge of Aid signal simultaneously. so the Aid signal  
is of the  
same phase as Ai signal when the system is locked.

to  
 in Fig. 2, this is the circuit waveform of digital FM demodulator  
 to the present invention.  $T(k)$  is the  $k$ th cycle time of input modulation  
 $P(k)$  is the time difference of  $A_{id}$  rising edge and the  
 pulse of up signal means  $P(k)$  is a positive value, and the down signal  
 ) negative. That is because the maximum frequency shift of input  
 n signal is much smaller than carrier frequency, the change of  $T(k)$  is  
 ive to carrier cycle  $T_c$ .

The effective pulse of up signal and down signal only happen at the  
 e of  $A_{id}$  and  $A_i$  signal and this effective pulse has been transferred to  
 stored in capacitor  $C_c$  by way of charge pump circuit before the arrival of the  
 ge. This falling edge of  $A_i$  used as the trigger clock of the quantizer and

Thus, the does not require an external reference clock. As shown in  
 means this system do not need external reference clock. As shown in  
 of Fig. 2 may be developed  
 waveform diagram, a formula as follows:

$$P(k) + T(k) - T(k-1) + y(k) \cdot T_c \quad (2)$$

Where

$$T(k) - T(k-1) \quad (3)$$

we could get

$$P(k) + \Delta T(k) + y(k) \cdot T_c \quad (4)$$

means the capacitor voltage at  $k$ th cycle based on Fig. 2, we could  
 signal is generated by  $V(k-1)$  and  $I_c$  signal to charge/discharge  $C_c$

up or down signal effective pulse period and <sup>on to</sup>  $I_b/C_c$  charge/discharge  $C_c$   
 cycle, i.e., the voltage is determined by <sup>those</sup> ~~these~~ three parameters.  $\leftarrow$   
 The voltage on  $C_c$  for  $I_c$  at  $k$ th cycle is :  
 $\Delta V = I_c/C_c * P(k)$  ~~(5)~~

When the trigger clock is the input modulation signal  $A_i$ , then the  $C_c$  voltage level  
 next formula when charge-discharge is at  $k$ th cycle <sup>the</sup> ~~will be~~  $\leftarrow$   

$$V(k) * I_b/C_c * [T(k) + T(k+1)]/2$$
 ~~(6)~~

$$V_f_a + \Delta V_f_b$$
 ~~(7)~~

$$V(k) + \{y(k) * (I_b/C_c) * [T(k) + T(k+1)]/2\} + \{I_c/C_c * P(k)\}$$
 ~~(8)~~

Because the maximum frequency shift is much smaller than carrier  
 frequency, the  $T(k)$  is <sup>approximately</sup> ~~around~~ equal to carrier cycle  $T_c$  and

$$V(k) = V(k) + I_c/C_c * P(k) + y(k) * (I_b/C_c) * T_c$$
 ~~(9)~~

and  $\leftarrow$   
 $I_c/C_c * T_c$ . Then

we will get next formula  $\leftarrow$

$$V(k) = V(k) + A * P(k+1) + B * y(k).$$

In  $\leftarrow$   $P(k+1)$  into <sup>the</sup> above formula, <sup>we</sup> ~~then~~ get

$$V(k+1) = V(k) + A*[P(k) + \Delta T(k) + y(k)*T] + B*y(k)$$

The quantized output of  $V(k)$  is the total system output.

Fig. 3, is the system structure of digital FM demodulator

According to the present invention, This diagram illustrates a two level delta-sigma

developed from the analysis above. Its input is  $\Delta T(k)$ , that also is the signal difference of  $T(k)$  and  $T(k-1)$ .

The concept of the output signal,  $y(k)$ , of the present invention is similar to a

conventional analog-digital converter output signal. In both systems, the quantized noise signal is filtered out of the high frequency segment. However, in conventional systems, the output digital signal  $y(k)$  is

five calculated first, then filtered out quantized noise by the digital filter, to get the

modulation signal.

This

technology is similar to conventional delta-sigma analog-to-digital

As shown above, Based on above deduction, the output digital signal is the produced by the original modulation signal. In the system of the present invention, the  $y(k)$  signal is filtered out of

and noise by way of a low-pass digital filter before signal accumulation.

present

invention provide a FM digital demodulator which with more advantages over

conventional technology as follow:

1. The method and circuit <sup>of the</sup> present invention will be applicable in radio communication system, <sup>such as pagers</sup> besides, the modulation-demodulation section in ~~the~~ <sup>it</sup> ~~can~~ also be applicable in BB cell, cellular phone, GPS system, and FECT system.

2. The present invention ~~to~~ <sup>is</sup> provide a digital modulation demodulator which <sup>is a</sup> ~~has~~ the PLL structure and utilize the concept of delta-sigma analog-to-digital converter <sup>requiring</sup> ~~which~~ without ~~connect~~ <sup>or a</sup> external component and high frequency reference clock <sup>as to allow ease of</sup> ~~so that easy~~ for integration.

3. The present invention ~~to~~ <sup>is</sup> provide a digital modulation demodulator with ~~two~~ <sup>the</sup> the input of demodulation and analog-to-digital conversion. The input of intermediate-frequency signal pass <sup>the inventive</sup> through this invention demodulator ~~will~~ <sup>and</sup> generate a digital signal including high-frequency <sup>quantization noise</sup> ~~quantized~~ signal. Then, by <sup>an inherent</sup> ~~the~~ low-pass filter <sup>is filtered</sup> to filter out above <sup>baseband</sup> ~~quantized~~ noise signal <sup>to acquire</sup> ~~to get~~ the ~~band~~ signal.

Changes and modifications in the above described embodiment of the invention can, of course, be carried out without departing from the scope of the invention. Accordingly, to promote the progress in science and the useful arts, the invention is disclosed and is intended to be limited only by the scope of the independent claims.